Creation of a Russian import-independent system for automated design of digital integrated circuits based on the Openlane

Cover Page

Cite item

Full Text

Open Access Open Access
Restricted Access Access granted
Restricted Access Subscription or Fee Access

Abstract

This article describes a brief history of the development of the CAD system for integrated circuit design in Russia. The background of the beginning of the import-independent Russian CAD for digital integrated circuit design "Obiidian" is presented. What tasks were set for the developers and which results have been achieved up to the present. The results of a large set of tests obtained by "Obiidian" to compare this system with commercial CAD tools for digital integrated circuit design are presented. Further directions of the development of CAD of digital integrated circuits have been determined for separate stages of the design route.

About the authors

A. L. Stempkovskiy

"Alphachip" LLC

Author for correspondence.
Email: stal@alphachip.ru

Academician of the RAS, PhD, professor, General Director

Russian Federation, Moscow

V. S. Dojdev

Ministry of Industry and Trade of the Russian Federation

Email: dozhdevvs@minprom.gov.ru

Director of the Digital Technologies Department

Russian Federation, Moscow

A. V. Zablotskiy

Advanced Research Foundation

Email: zalex@fpi.gov.ru

Deputy Head of the Information Research Directorate — Head of the Center for Advanced Electronics

Russian Federation, Moscow

A. V. Murashev

Advanced Research Foundation

Email: murash-v@mail.ru

Project Manager of the Center for Advanced Electronics, Information Research Directorate

Russian Federation, Moscow

R. A. Solovyev

"Alphachip" LLC

Email: turbo@alphachip.ru

Corresponding Member of the RAS, PhD, Deputy General Director for Innovation

Russian Federation, Moscow

D. V. Telpuhov

"Alphachip" LLC

Email: telpukhov@alphachip.ru

Deputy General Director for Research, PhD

Russian Federation, Moscow

L. E. Perverzev

"Alphachip" LLC

Email: leonidp@alphachip.ru

Technical Director

Russian Federation, Moscow

T. D. Zhukova

"Alphachip" LLC

Email: zhukova@alphachip.ru

PhD, Chief Specialist

Russian Federation, Moscow

I. A. Mkrtychan

"Alphachip" LLC

Email: mkrtychan@alphachip.ru

Head of Department

Russian Federation, Moscow

E. D. Demidov

"Alphachip" LLC

Email: demidov@alphachip.ru

Engineer

Russian Federation, Moscow

References

  1. Malashevich B. M., Filatov V. I. Kratkaya istoriya razvitiya i vnedreniya ASU i SAPR IET (in Russian), available at: https://www.computer-museum.ru/histussr/%D0%98%D1%81%D1%82%D0%BE%D1%80%D0%B8%D1%8F%20%D1%80%D0%B0%D0%B7%D0%B2%D0%B8%D1%82%D0%B8%D1%8F%20%D0%B8%20%D0%B2%D0%BD%D0%B5%D0%B4%D1%80%-D0%B5%D0%BD%D0%B8%D1%8F%20%D0%A1%D0%90%D0%9F%D0%A0%20%D0%98%D0%AD%D0%A2%20%D0%B2%20%D0%9C%D0%AD%D0%9F2.pdf (date of access:: 22.01.25).
  2. Ajayi T., Blaauw D. OpenROAD: Toward a self-driving, opensource digital layout implementation tool chain, Proceedings of Government Microcircuit Applications and Critical Technology Conference, 2019.
  3. OpenLane: Automated RTL to GDSII Flow, available at: https://github.com/The-OpenROAD-Project/OpenLane (date of access: 22.01.25).
  4. Li X., Huang Z., Tao S., Huang Z. et al. iEDA: An Opensource infrastructure of EDA, 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 2024, pp. 77—82.
  5. Software QFlow, available at: https://github.com/RTimothyEdwards/qflow (date of access: 22.01.25).
  6. Software Alliance/Coriolis VLSI CAD Tools, available at: https://github.com/lip6/coriolis (date of access: 22.01.25).
  7. Documentation for Alliance/Coriolis VLSI CAD Tools, available at: https://coriolis.lip6.fr/ (date of access: 22.01.25).
  8. Software Silicon Compiler, available at: https://github.com/siliconcompiler/siliconcompiler (date of access: 22.01.25).
  9. OpenROAD Flow Scripts. URL: https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts (date of access: 22.01.25).
  10. Ajayi T., Chhabria V. A., Fogaca M., Hashemi S. et al. Toward an open-source digital flow: First learnings from the openroad project, Proceedings of the 56th Annual Design Automation Conference 2019, pp. 1—4.
  11. Software iEDA, available at: https://github.com/OSCC-Project/iEDA (date of access: 22.01.25).
  12. Software OpenLane 2, available at: https://github.com/efabless/openlane2 (date of access: 22.01.25).
  13. Documentation for software OpenLane 2, available at: https://openlane2.readthedocs.io/en/latest/getting_started/new-comers/index.html (date of access: 22.01.25).
  14. Solovyev R. A., Telpukhov D. V., Demidov E. D., Shafeev I. I. Fast Analysis of Static IR Drop Effect Based on Machine Learning Methods, Proceedings of the Institute for System Programming of the RAS (Proceedings of ISP RAS), 2023, vol. 35, no. 5, pp. 127—144 (in Russian).
  15. Sundareswaran S., Nechanicka L., Panda R., Gavrilov S., Solovyev R., Abraham J. A timing methodology considering within-die clock skew variations, 2008 IEEE International SOC Conference. IEEE, 2008, pp. 351—356.
  16. Solovyev R. A., Gavrilov S. V., Glebov A. L. Statistical timing analysis aware of reconvergence of conduction paths and transition variations, Problems of Perspective Micro- and Nanoelectronic Systems Development, Moscow, IPPM RAS, 2008, no. 1, pp. 24—29 (in Russian).
  17. Wang Z., Wang J., Yang Q., Bai Y., Li X., Chen L., Wu F. Towards Next-Generation Logic Synthesis: A Scalable Neural Circuit Generation Framework, The Thirty-eighth Annual Conference on Neural Information Processing Systems, 2024.
  18. Huang G., Hu J., He Y., Liu J., Ma M., Shen Z., Wang Y. Machine learning for electronic design automation: A survey, ACM Transactions on Design Automation of Electronic Systems (TODAES), 2021, vol. 26, no. 5, pp. 1—46.
  19. Lin Y., Dhar S., Li W., Ren H., Khailany B., Pan D. Z. Dreamplace: Deep learning toolkit-enabled gpu acceleration for modern vlsi placement, Proceedings of the 56th Annual Design Automation Conference 2019, pp. 1—6.
  20. Lin S., Liu J., Wong M. D. InstantGR: Scalable GPU parallelization for global routing, 2024 ACM/IEEE International Conference on Computer Aided Design (ICCAD), 2024.

Supplementary files

Supplementary Files
Action
1. JATS XML
Download

Copyright (c) 2025 Informacionnye Tehnologii


СМИ зарегистрировано Федеральной службой по надзору в сфере связи, информационных технологий и массовых коммуникаций (Роскомнадзор).
Регистрационный номер и дата принятия решения о регистрации СМИ: серия ПИ № 77 - 15565 от 02 июня 2003 г.