<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE root>
<article xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:ali="http://www.niso.org/schemas/ali/1.0/" article-type="research-article" dtd-version="1.2" xml:lang="en"><front><journal-meta><journal-id journal-id-type="publisher-id">Informacionnye Tehnologii</journal-id><journal-title-group><journal-title xml:lang="en">Informacionnye Tehnologii</journal-title><trans-title-group xml:lang="ru"><trans-title>Информационные технологии</trans-title></trans-title-group></journal-title-group><issn publication-format="print">1684-6400</issn><publisher><publisher-name xml:lang="en">New Technologies Publishing House</publisher-name></publisher></journal-meta><article-meta><article-id pub-id-type="publisher-id">702057</article-id><article-id pub-id-type="doi">10.17587/it.31.659-669</article-id><article-categories><subj-group subj-group-type="toc-heading" xml:lang="en"><subject>Cad-systems</subject></subj-group><subj-group subj-group-type="toc-heading" xml:lang="ru"><subject>Системы автоматизированного проектирования</subject></subj-group><subj-group subj-group-type="article-type"><subject>Research Article</subject></subj-group></article-categories><title-group><article-title xml:lang="en">Anomaly detection and prediction in VLSI design workflows</article-title><trans-title-group xml:lang="ru"><trans-title>Прогнозирование аномалий при проектировании СБИС</trans-title></trans-title-group></title-group><contrib-group><contrib contrib-type="author"><name-alternatives><name xml:lang="en"><surname>Kureichik</surname><given-names>V. V.</given-names></name><name xml:lang="ru"><surname>Курейчик</surname><given-names>В. В.</given-names></name></name-alternatives><address><country country="RU">Russian Federation</country></address><bio xml:lang="en"><p>Dr. of Eng. Sc., Professor</p></bio><bio xml:lang="ru"><p>д-р техн. наук, проф.</p></bio><email>vkur@sfedu.ru</email><xref ref-type="aff" rid="aff1"/></contrib><contrib contrib-type="author"><name-alternatives><name xml:lang="en"><surname>Danilchenko</surname><given-names>V. I.</given-names></name><name xml:lang="ru"><surname>Данильченко</surname><given-names>В. И.</given-names></name></name-alternatives><address><country country="RU">Russian Federation</country></address><bio xml:lang="en"><p>Ph.D. Tech. Sc., Associate Professor</p></bio><bio xml:lang="ru"><p>канд. техн. наук, доц.</p></bio><email>vdanilchenko@sfedu.ru</email><xref ref-type="aff" rid="aff1"/></contrib></contrib-group><aff-alternatives id="aff1"><aff><institution xml:lang="en">Southern Federal University</institution></aff><aff><institution xml:lang="ru">Южный Федеральный университет</institution></aff></aff-alternatives><pub-date date-type="pub" iso-8601-date="2025-12-15" publication-format="electronic"><day>15</day><month>12</month><year>2025</year></pub-date><volume>31</volume><issue>12</issue><issue-title xml:lang="en"/><issue-title xml:lang="ru"/><fpage>659</fpage><lpage>669</lpage><history><date date-type="received" iso-8601-date="2026-02-02"><day>02</day><month>02</month><year>2026</year></date><date date-type="accepted" iso-8601-date="2026-02-02"><day>02</day><month>02</month><year>2026</year></date></history><permissions><copyright-statement xml:lang="en">Copyright ©; 2025, Informacionnye Tehnologii</copyright-statement><copyright-statement xml:lang="ru">Copyright ©; 2025, Информационные технологии</copyright-statement><copyright-year>2025</copyright-year><copyright-holder xml:lang="en">Informacionnye Tehnologii</copyright-holder><copyright-holder xml:lang="ru">Информационные технологии</copyright-holder></permissions><self-uri xlink:href="https://journals.eco-vector.com/1684-6400/article/view/702057">https://journals.eco-vector.com/1684-6400/article/view/702057</self-uri><abstract xml:lang="en"><p>This study addresses the problem of intelligent anomaly prediction during the early stages of very-large-scale integration (VLSI) design, under the constraints of increasingly complex topologies and modern technological standards. The problem formulation includes the formalization of criteria for anomaly detection, such as congestion zones, topological conflicts, and routing violations. To enhance classification accuracy and adaptability to diverse design data structures, a hybrid architecture is proposed that combines metaheuristic methods with machine learning algorithms. А computational experiment was conducted using both synthetic and publicly available datasets, demonstrating the effectiveness of the stacking model and graph neural networks in achieving high prediction quality within acceptable training times. The study also explores the impact of cross-validation and class balancing on resistance to overfitting. The obtained results confirm the practical applicability of the proposed approach in modern computer-aided design (CAD) systems. This article will be of interest to specialists in design automation and intelligent analysis of VLSI systems, as well as researchers working on hybrid methods in engineering applications.</p></abstract><trans-abstract xml:lang="ru"><p>Рассматривается задача интеллектуального прогнозирования проектных аномалий на ранних этапах проектирования сверхбольших интегральных схем (СБИС) в условиях усложняющихся топологий и ограничений современных технологических норм. Постановка задачи включает формализацию критериев выявления аномалий, таких как зоны перегрузки, топологические конфликты и нарушения трассировки. В работе в целях повышения точности классификации и адаптивности к различным структурам проектных данных предложена гибридная архитектура, объединяющая метаэвристические методы с алгоритмами машинного обучения. Проведен вычислительный эксперимент с использованием сгенерированных и известных наборов данных, демонстрирующий эффективность стек-модели и графовых нейронных сетей в обеспечении высокого качества прогнозирования при приемлемом времени обучения. В работе также рассматривается влияние кросс-валидации и балансировки классов на устойчивость к переобучению. Полученные результаты подтверждают практическую применимость предложенного подхода в современных CAD-системах проектирования. Статья будет полезна специалистам, занимающимся автоматизацией проектирования и интеллектуальным анализом СБИС, а также исследователям в области применения гибридных методов в инженерных задачах.</p></trans-abstract><kwd-group xml:lang="en"><kwd>hybrid architecture</kwd><kwd>metaheuristic methods</kwd><kwd>machine learning</kwd><kwd>classification</kwd><kwd>anomaly prediction</kwd><kwd>VLSI</kwd><kwd>topological conflicts</kwd><kwd>design optimization</kwd><kwd>cross-validation</kwd></kwd-group><kwd-group xml:lang="ru"><kwd>гибридная архитектура</kwd><kwd>метаэвристические методы</kwd><kwd>машинное обучение</kwd><kwd>классификация</kwd><kwd>прогнозирование аномалий</kwd><kwd>СБИС</kwd><kwd>топологические конфликты</kwd><kwd>оптимизация проектирования</kwd><kwd>кроссвалидация</kwd></kwd-group><funding-group><award-group><funding-source><institution-wrap><institution xml:lang="ru">Российский научный фонд</institution></institution-wrap><institution-wrap><institution xml:lang="en">Russian Science Foundation</institution></institution-wrap></funding-source><award-id>24-71-00035</award-id></award-group><funding-statement xml:lang="en">The study was supported by grant No. 24-71-00035 from the Russian Science Foundation, https://rscf.ru/project/24-71-00035/, at the Southern Federal University</funding-statement><funding-statement xml:lang="ru">Исследование выполнено за счет гранта Российского научного фонда No 24-71-00035, https://rscf.ru/project/24-71-00035/ в Южном федеральном университете</funding-statement></funding-group></article-meta></front><body></body><back><ref-list><ref id="B1"><label>1.</label><citation-alternatives><mixed-citation xml:lang="en">Sherwani N. A. Algorithms for VLSI Physical Design Automation, USA, Kluwer Academic Publisher, 2013, 567 p.</mixed-citation><mixed-citation xml:lang="ru">Sherwani N. A. Algorithms for VLSI Physical Design Automation. Third Edition. USA: Kluwer Academic Publisher, 2013. 567 p.</mixed-citation></citation-alternatives></ref><ref id="B2"><label>2.</label><citation-alternatives><mixed-citation xml:lang="en">Taur Y., Ning T. H. Fundamentals of Modern VLSI Devices, Cambridge, Cambridge University Press, 2022, 622 p.</mixed-citation><mixed-citation xml:lang="ru">Taur Y., Ning T. H. Fundamentals of Modern VLSI Devices. Cambridge University Press, 2022, 622 p.</mixed-citation></citation-alternatives></ref><ref id="B3"><label>3.</label><citation-alternatives><mixed-citation xml:lang="en">Kazennov G. G. Fundamentals of Integrated Circuit and System Design. Moscow, Binom. Knowledge Laboratory, 2005, 295 p. (in Russian).</mixed-citation><mixed-citation xml:lang="ru">Казеннов Г. Г. Основы проектирования интегральных схем и систем. М.: Бином. Лаборатория знаний, 2005. 295 с.</mixed-citation></citation-alternatives></ref><ref id="B4"><label>4.</label><citation-alternatives><mixed-citation xml:lang="en">Kureichik V. V., Zaporozhets D. Yu. Modern problems of VLSI component placement, Izvestiya of South Federal University. Technical Sciences, 2011, no. 7 (120), pp. 68—73 (in Russian).</mixed-citation><mixed-citation xml:lang="ru">Курейчик В. В., Запорожец Д. Ю. Современные проблемы при размещении элементов СБИС // Известия ЮФУ. Технические науки. 2011. № 7 (120). С. 68—73.</mixed-citation></citation-alternatives></ref><ref id="B5"><label>5.</label><citation-alternatives><mixed-citation xml:lang="en">Kureichik V. V., Gladkov L. A., Kravchenko Yu. А., Rodzin S. I. Intelligent Systems: Models and Methods of Metaheuristic Optimization, Cheboksary, Sreda Publishing House, 2024, 228 p. (in Russian).</mixed-citation><mixed-citation xml:lang="ru">Курейчик В. В., Гладков Л. А., Кравченко Ю. А., Родзин С. И. Интеллектуальные системы: модели и методы метаэвристической оптимизации. Чебоксары: ООО "Издательский дом "Среда", 2024. 228 с.</mixed-citation></citation-alternatives></ref><ref id="B6"><label>6.</label><citation-alternatives><mixed-citation xml:lang="en">Karpenko А. P. Modern Search Optimization Algorithms: Nature-Inspired Algorithms, Moscow, Bauman MSTU Publishing, 2021, 448 p. (in Russian).</mixed-citation><mixed-citation xml:lang="ru">Карпенко А. П. Современные алгоритмы поисковой оптимизации. Алгоритмы, вдохновленные природой. 3-е изд. М.: Издательство МГТУ им. Н. Э. Баумана, 2021. 448 с.</mixed-citation></citation-alternatives></ref><ref id="B7"><label>7.</label><citation-alternatives><mixed-citation xml:lang="en">Sapozhnikov V. M., Sergeev А. N. Hybrid neural network architectures in technical diagnostics, Izvestiya of South Federal University. Technical Sciences, 2020, no. 4, pp. 105—113 (in Russian).</mixed-citation><mixed-citation xml:lang="ru">Сапожников В. М., Сергеев А. Н. Гибридные нейросетевые архитектуры в задачах технического диагноза // Известия ЮФУ. Технические науки, 2020. № 4. С. 105—113.</mixed-citation></citation-alternatives></ref><ref id="B8"><label>8.</label><citation-alternatives><mixed-citation xml:lang="en">Zhang X., Liu C., Liu Z. et al. А dual-stream neural network architecture for detecting layout hotspots in VLSI design, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 2021,vol. 40, no. 9, pp. 1764—1777.</mixed-citation><mixed-citation xml:lang="ru">Zhang X., Liu C., Liu Z. et al. А Dual-Stream Neural Network Architecture for Detecting Layout Hotspots in VLSI Design // IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. Vol. 40, N. 9. 2021. P.1764—1777.</mixed-citation></citation-alternatives></ref><ref id="B9"><label>9.</label><citation-alternatives><mixed-citation xml:lang="en">Ahmed M., Hasan M. M., Mahmud S. H. fSEAD: А scalable FPGA-based ensemble framework for real-time anomaly detection in hardware systems, IEEE Trans. on Computers, 2022, vol. 71, no. 12, pp. 3034—3048.</mixed-citation><mixed-citation xml:lang="ru">Ahmed M., Hasan M. M., Mahmud S. H. fSEAD: А Scalable FPGA-Based Ensemble Framework for Real-Time Anomaly Detection in Hardware Systems // IEEE Transactions on Computers. 2022. Vol. 71, N. 12. P. 3034—3048.</mixed-citation></citation-alternatives></ref><ref id="B10"><label>10.</label><citation-alternatives><mixed-citation xml:lang="en">Chen Z., Liu Y., Wang S. et al. CAE-T: Convolutional autoencoding transformer for multivariate time series anomaly detection, Proc. 30th ACM Int. Conf. on Information and Knowledge Management (CIKM), 2021, pp. 1623—1632.</mixed-citation><mixed-citation xml:lang="ru">Chen Z., Liu Y., Wang S. et al. CAE-T: Convolutional Autoencoding Transformer for Multivariate Time Series Anomaly Detection // Proceedings of the 30th ACM International Conference on Information and Knowledge Management (CIKM). 2021. P. 1623—1632.</mixed-citation></citation-alternatives></ref><ref id="B11"><label>11.</label><citation-alternatives><mixed-citation xml:lang="en">Xu D., Ruan C., Korpeoglu E., Kumar S., Achan K. Inductive representation learning on temporal graphs, Proc. Int. Conf. on Learning Representations (ICLR), 2020, pp. 1—18.</mixed-citation><mixed-citation xml:lang="ru">Xu D., Ruan C., Korpeoglu E., Kumar S., Achan K. Inductive Representation Learning on Temporal Graphs // International Conference on Learning Representations (ICLR). 2020. P. 1—18.</mixed-citation></citation-alternatives></ref><ref id="B12"><label>12.</label><citation-alternatives><mixed-citation xml:lang="en">Li H., Wen W., Li P. А survey on hybrid neural networks for graph and grid data in EDA, ACM Trans. on Design Automation of Electronic Systems (TODAES), 2022, vol. 27, no. 6, pp. 1—25.</mixed-citation><mixed-citation xml:lang="ru">Li H., Wen W., Li P. А Survey on Hybrid Neural Networks for Graph and Grid Data in EDA // ACM Transactions on Design Automation of Electronic Systems (TODAES). 2022. Vol. 27, N. 6. P. 1—25.</mixed-citation></citation-alternatives></ref><ref id="B13"><label>13.</label><citation-alternatives><mixed-citation xml:lang="en">Kar B., Gopalakrishnan P. K., Bose S. K., Roy M., Basu A. ADIC: Anomaly detection integrated circuit in 65nm CMOS utilizing approximate computing, IEEE Trans. on VLSI Systems, 2020,vol. 28, no. 11, pp. 2481—2490.</mixed-citation><mixed-citation xml:lang="ru">Kar B., Gopalakrishnan P. K., Bose S. K., Roy M., Basu A. ADIC: Anomaly Detection Integrated Circuit in 65nm CMOS utilizing Approximate Computing // IEEE Transactions on Very Large-Scale Integration (VLSI) Systems. 2020. Vol. 28 (11). P. 2481—2490</mixed-citation></citation-alternatives></ref><ref id="B14"><label>14.</label><citation-alternatives><mixed-citation xml:lang="en">Danilchenko V. I., Danilchenko Y. V., Kureichik V. M. Application of genetic algorithms in solving the problem of placing elements on a crystal considering the maximum number of linear segments, Proc. 5th Int. Scientific Conf. "Intelligent Information Technologies for Industry'', 2021, pp. 10—14.</mixed-citation><mixed-citation xml:lang="ru">Danilchenko V. I., Danilchenko Y. V., Kureichik V. M. Application of genetic algorithms in solving the problem of placing elements on a crystal taking into account the criterion of the maximum number of linear segments // 5th International Scientific Conference "Intel Ligent Information Technologies for Industry". 2021. P. 10—14.</mixed-citation></citation-alternatives></ref><ref id="B15"><label>15.</label><citation-alternatives><mixed-citation xml:lang="en">Rodzin S. I., Skobtsov Yu. А., El-Khatib S. A. Bioheuristics: Theory, Algorithms and Applications, Cheboksary, Sreda Publishing House, 2019, 224 p. (in Russian).</mixed-citation><mixed-citation xml:lang="ru">Родзин С. И., Скобцов Ю. А., Эль-Хатиб С. А. Биоэвристики: теория, алгоритмы и приложения. Чебоксары: Издательский дом "Среда", 2019. 224 с.</mixed-citation></citation-alternatives></ref><ref id="B16"><label>16.</label><citation-alternatives><mixed-citation xml:lang="en">Danilchenko V. I., Danilchenko E. V., Kureichik V. M. Representation of matrix architecture as a working field in the problem of initial placement of VLSI components, Problems of Developing Advanced Micro- and Nanoelectronic Systems (MES), 2022, no. 2, pp. 20—25 (in Russian).</mixed-citation><mixed-citation xml:lang="ru">Данильченко В. И., Данильченко Е. В., Курей- чик В. М. Представление матричной архитектуры в виде рабочего поля в задаче начального размещения компонентов СБИС // Проблемы разработки перспективных микро- и наноэлектронных систем (МЭС). 2022. № 2. С. 20—25.</mixed-citation></citation-alternatives></ref><ref id="B17"><label>17.</label><citation-alternatives><mixed-citation xml:lang="en">Yamaguchi H., Otsuka Y., Inoue T. Early detection of placement and routing errors using layout-aware risk metrics in VLSI design, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 2022, vol. 41, no. 3, pp. 745—758.</mixed-citation><mixed-citation xml:lang="ru">Yamaguchi H., Otsuka Y., Inoue T. Early Detection of Placement and Routing Errors Using Layout-Aware Risk Metrics in VLSI Design // IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2022. Vol. 41, N. 3. P. 745—758.</mixed-citation></citation-alternatives></ref><ref id="B18"><label>18.</label><citation-alternatives><mixed-citation xml:lang="en">Zhang Y., Jin R. А gradient boosting-based framework for design rule violation detection in VLSI physical design, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 2020, vol. 39, no. 11, pp. 3243—3255.</mixed-citation><mixed-citation xml:lang="ru">Zhang Y., Jin R. А Gradient Boosting-Based Framework for Design Rule Violation Detection in VLSI Physical Design // IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 2020. Vol. 39, N. 11. P. 3243—3255.</mixed-citation></citation-alternatives></ref><ref id="B19"><label>19.</label><citation-alternatives><mixed-citation xml:lang="en">Sanchez Lopera D., Servadei L., Kiprit G. N., Wille R., Ecker W. А comprehensive survey on electronic design automation and graph neural networks: Theory and applications, ACM Trans. on Design Automation of Electronic Systems (TODAES), 2021, vol. 26, no. 6, pp. 1—35.</mixed-citation><mixed-citation xml:lang="ru">Sanchez Lopera D., Servadei L., Kiprit G. N., Wille R., Ecker W. A Comprehensive Survey on Electronic Design Automation and Graph Neural Networks: Theory and Applications // ACM Transactions on Design Automation of Electronic Systems (TODAES). 2021. Vol. 26, N. 6. P. 1—35.</mixed-citation></citation-alternatives></ref><ref id="B20"><label>20.</label><citation-alternatives><mixed-citation xml:lang="en">Danilchenko V. I., Danilchenko Y. V., Kureichik V. M. The mechanism of encoding and decoding solutions when placing VLSI components with different orientations and sizes. Journal of Information Assurance &amp; Security, 2023, vol. 18, no. 3, pp. 79—88.</mixed-citation><mixed-citation xml:lang="ru">Danilchenko V. I., Danilchenko Y. V., Kureichik V. M. The Mechanism of Encoding and Decoding Solutions when Placing VLSI Components in Conditions of Different Orientation of Different-Sized Components // Journal of Information Assurance &amp; Security. 2023. Vol. 18, N. 3. P. 79—88.</mixed-citation></citation-alternatives></ref><ref id="B21"><label>21.</label><citation-alternatives><mixed-citation xml:lang="en">Zhou Z. H. Ensemble Methods: Foundations and Algorithms, Boca Raton, CRC Press, 2012, 720 p.</mixed-citation><mixed-citation xml:lang="ru">Zhou Z. H. Ensemble Methods: Foundations and Algorithms. CRC Press, 2012. 720 p.</mixed-citation></citation-alternatives></ref><ref id="B22"><label>22.</label><citation-alternatives><mixed-citation xml:lang="en">Song J., Liu J. ISMOTE: А more accurate alternative for SMOTE, Neural Processing Letters, 2024, vol. 56, pp. 240—256.</mixed-citation><mixed-citation xml:lang="ru">Song J., Liu J. ISMOTE: А More Accurate Alternative for SMOTE // Neural Processing Letters. 2024. Vol. 56. P. 240—256.</mixed-citation></citation-alternatives></ref><ref id="B23"><label>23.</label><citation-alternatives><mixed-citation xml:lang="en">Stempkovsky A. L., Telpukhov D. V., Zhukova T. D., Gurov S. I., Solovyev R. A. Methods of synthesizing fault-tolerant CMOS combinational circuits providing automatic error correction, Izvestiya of South Federal University. Technical Sciences, 2017, no. 7 (192), pp. 197—210 (in Russian).</mixed-citation><mixed-citation xml:lang="ru">Стемпковский А. Л., Тельпухов Д. В., Жукова Т. Д., Гуров С. И., Соловьев Р. А. Методы синтеза сбоеустойчивых комбинационных КМОП схем, обеспечивающих автоматическое исправление ошибок // Известия ЮФУ. Технические науки. 2017. № 7 (192). С. 197—210.</mixed-citation></citation-alternatives></ref><ref id="B24"><label>24.</label><citation-alternatives><mixed-citation xml:lang="en">De Souza L. A. M., Da Silva J. E. Н., Chaves L. J., Bernardino H. S. А benchmark suite for designing combinational logic circuits via metaheuristics, Applied Soft Computing, 2020, vol. 91, pp. 1—32.</mixed-citation><mixed-citation xml:lang="ru">De Souza L. A. M., Da Silva J. E. Н., Chaves L. J., Bernardino H. S. А benchmark suite for designing combinational logic circuits via metaheuristics // Applied Soft Computing. 2020. Vol. 91. P. 1—32.</mixed-citation></citation-alternatives></ref><ref id="B25"><label>25.</label><citation-alternatives><mixed-citation xml:lang="en">Govia L. C. G., Jurcevic P., Wood C. J. et al. А randomized benchmarking suite for mid-circuit measurements, New Journal of Physics, 2023, vol. 25, no. 12, pp. 1—24.</mixed-citation><mixed-citation xml:lang="ru">Govia L. C. G., Jurcevic P., Wood C. J. et al. А randomized benchmarking suite for mid-circuit measurements // New Journal of Physics. 2023. Vol. 25. N. 12. P. 1—24.</mixed-citation></citation-alternatives></ref></ref-list></back></article>
