UDC 519.876.5: 629.783 Doi: 10.31772/2587-6066-2019-20-2-228-235

For citation: Komarov V. A., Semkin P. V. [Development of interface module emulator architecture for spacecraft life support systems]. *Siberian Journal of Science and Technology*. 2019, Vol. 20, No. 2, P. 228–235. Doi: 10.31772/2587-6066-2019-20-2-228-235

Для цитирования: Комаров В. А., Семкин П. В. Разработка архитектуры эмулятора интерфейсных модулей сопряжения систем жизнеобеспечения космических аппаратов // Сибирский журнал науки и технологий. 2019. Т. 20, № 2. С. 228–235. Doi: 10.31772/2587-6066-2019-20-2-228-235

DEVELOPMENT OF INTERFACE MODULE EMULATOR ARCHITECTURE FOR SPACECRAFT LIFE SUPPORT SYSTEMS

V. A. Komarov, P. V. Semkin

JSC "Academician M. F. Reshetnev "Information Satellite Systems" 52, Lenin St., Zheleznogorsk, Krasnoyarsk region, 662972, Russian Federation E-mail: VKomarov@iss-reshetnev.ru

The article gives an analysis of special characteristics of ground-based experimental evaluation of on-board radioelectronic equipment, taking the control unit of up-to date spacecraft on-board control complex as the test objective. The focus is the problem of providing testing procedures of the specific software employed in design and manufacture process. A solution of the problem is worked out on the basis of performance of a hardware-software complex which emulates interface modules for the computing module of control unit. According to the general operation algorithm of the control unit, the developed complex is regarded as a multi-user system. The main functional requirements for hardware-software emulator, regarded as the corresponding queuing system, are also defined. The results of the experiments with the computer module operation prompted the requirements for the emulator response time from the point of view of its operation stability in real strict-time mode. In order to ensure the required efficiency of operation, the emulated functions of the interface modules are classified according to the severity level of their execution determinacy. The results of experimental evaluation of the service channel hardware design variants when applying multi-functional reconfigurable input-output digital devices allowed to develop a hardware-software emulator structural circuit based on operation parallelism of programmable integrated logic circuits and flexibility of software reconfiguration. The realization of emulated functions of selected classes within the available architecture was carried out using the corresponding hardware blocks and software module. The presented analysis of the emulator response limits was performed with the application of National Instruments technologies. The results of the developed hardwaresoftware emulator evaluation and practical application, as well as other possible ways of applying the proposed approach for tests of spacecraft on-board radio-electronic equipment and space system components were also analyzed.

Keywords: practical evaluation, spacecraft electronic equipment, multi-user system, software-hardware modeling.

РАЗРАБОТКА АРХИТЕКТУРЫ ЭМУЛЯТОРА ИНТЕРФЕЙСНЫХ МОДУЛЕЙ СОПРЯЖЕНИЯ СИСТЕМ ЖИЗНЕОБЕСПЕЧЕНИЯ КОСМИЧЕСКИХ АППАРАТОВ

В. А. Комаров, П. В. Семкин

АО «Информационные спутниковые системы» имени академика М. Ф. Решетнева» Российская Федерация, 660041, г. Железногорск Красноярского края, ул. Ленина, 52 E-mail: VKomarov@iss-reshetnev.ru

Рассмотрена специфика наземной экспериментальной отработки бортовой радиоэлектронной аппаратуры на примере блока управления бортового комплекса управления современных космических аппаратов. Сформулирована проблема обеспечения процесса тестирования его программного обеспечения в процессе проектирования и изготовления. Предложено решение обозначенной проблемы на основе аппаратно-программного комплекса, эмулирующего работу интерфейсных модулей сопряжения для вычислительного модуля блока управления. В соответствии с обобщенным алгоритмом функционирования блока управления разрабатываемый комплекс рассмотрен в виде многопользовательской системы. Определены основные функциональные требования к аппаратно-программному эмулятору как к соответствующей системе массового обслуживания. На основе проведенных экспериментальных исследований процесса функционирования вычислительного модуля сформулированы требования к времени реакции эмулятора с точки зрения обеспечения его работы в режиме жесткого реального времени. В целях обеспечения требуемой оперативности функционирования проведена классификация эмулируемых функций интерфейсных модулей сопряжения в соответствии со степенью критичности детерминированности их выполнения. По результатам экспериментальной апробации вариантов технической реализации канала обслуживания на основе многофункциональных устройств реконфигурируемого цифрового ввода/вывода разработана структурная схема аппаратно-программного эмулятора, основанная на возможностях параллелизма выполнения операций в программируемых логических интегральных схемах и гибкости программного реконфигурирования. Реализация имитируемых функций выделенных классов в рамках предложенной архитектуры выполнена на основе соответствующих аппаратных блоков и программного модуля. Проведен анализ предельных значений времени реакции эмулятора на примере его реализации с использованием технологий National Instruments. Рассмотрены результаты апробации и внедрения разработанного аппаратно-программного эмулятора, а также дальнейшие направления прикладного применения предложенного подхода в процессе испытаний бортовой радиоэлектронной аппаратуры космических аппаратов и компонентов космических систем.

Ключевые слова: испытания, бортовая радиоэлектронная аппаратура, многопользовательская система, программно-аппаратное моделирование.

Introduction. Hardware-software complex for life support systems control of up-to date long-life spacecraft (SC) are subject to strict requirements concerning their trouble-free operation under destabilizing effects of the open space. One of the units of spacecraft (SC) on-board control complex designed at JSC "Academician M. F. Reshetnev "Information Satellite Systems" features a control unit (CU) comprising a processor module (PM) with a set of interface modules (IM) controlling the corresponding SC systems, components and/or assemblies (reaction-control system, thermal control system, electrical power system, pyro control units, actuators, etc.).

Problem description. Complexity of the PM software operation algorithm and several operating mode options (regular mode, on-board attitude control, etc.) required development of a specialized test complex applicable for ground testing and evaluation [1]. As a rule, the CU PM is a unified module, and the interface modules are made with regard for specific configuration of the corresponding SC service systems; that accounts for significant divergence of the software versions. Data exchange of the SC onboard central computer complex and CU PM is possible, for example, via a multiplex exchange channel, and the exchange of PM and IM is supported by a special internal data exchange interface (IDEI) [1; 2]. This exchange attachment operates special microcircuits or IPcores, installed in field-programmable gate arrays (FPGA) of IM and performing the functions of the corresponding internal data exchange interface controllers (IDEIC). Fig. 1 presents general block diagram of the control unit.

The PM software testing procedure provides for the possibility of issuing external commands for the PM and the need to ensure two-way data communication of the PM and the corresponding IMs (fig. 1). This dictates the need for ready-made IM units connected to PM, usually featuring many hardware design and operation algorithm variants aimed for different SC. Meeting these requirements in PM software evaluation at the design stage is sometimes impossible, and cost-ineffective anyway, as it induces high expenses for supplying additional IMs [1].

Problem solving description. The problem of providing PM software advanced testing without IM can be solved by applying a special hardware-software complex emulating their performance within the CU. Here are the requirements for the emulator under development.

When the control unit installed in the spacecraft onboard control complex operates at time intervals and in sequence determined by the online leg of PM software algorithm, and by external command sources (OCCC, test instrument system, etc.), processor module of the control unit supports data exchange with corresponding interface modules through internal data exchange interface. Data exchange is performed by calling the corresponding software modules which in their turn call the IMs. Normally, calling each IM involves data recording in control registers - control data words, followed by reading the content of IM status register - status data words, displaying the issued control inputs execution and current SC systems and components status. Analysis of the state data words is followed by the execution of the corresponding leg of PM software algorithm. Let the control data words generated by the PM software be denoted by the set:

$$\boldsymbol{K}_{\rm DW} = \left\{ K_i \middle| i = 1, I \right\},\tag{1}$$

where I – the number of IM installed in CU; K_i – control data words subset, generated by the respective software module for i IM.

IM-generated status data words are presented in the form of the set:

$$\boldsymbol{Z}_{\rm DW} = \left\{ Z_i \middle| i = 1, I \right\},\tag{2}$$

where Z_i – status data words subset, generated by i IM.

Thus, conversion of IM control data words subset K_i into status data words subset Z_i can be generally expressed as follows:

$$Z_i = f_i(K_i), \tag{3}$$

where f_i – ratio function, generally describing the corresponding conversion ($f_i: K_i \mapsto Z_i$). The type of f_i function and the form of its presentation is determined by the functional purpose, hardware design and logic of the corresponding IM.

The collection of ratio functions f_i forms the set:

$$F_{\rm DW} = \{f_i | i = 1, I\},$$
 (4)

where F_{DW} – set of control data words conversions, realized by the corresponding interface modules installed in the control unit.

In accordance with the introduced designations (expressions (1)–(4)), the developed interface module emulator must ensure the realization of F_{DW} conversion functions set for control data words set K_{DW} generated by the corresponding software modules of the PM software and entering through the internal data exchange interface at random times (fig. 1). In this case, according to the PM software general logic, new control data words are not transferred to the corresponding IM until the status data words generated on the results of the execution of the previous ones are read, or their generation waiting time is not exceeded [2].

In view of the above, the developed IM hardwaresoftware emulator can be regarded as a *multi-user system* operating in an interactive dialogue mode [3–5]. In this system:

- *user terminals (sources of requests)* are PM software modules that generate and exchange data with the corresponding interface modules;

- *requests* are control data words recorded in the corresponding registers;

request processing means performing the conversion of control data words into status data words;

- *response* means status data words generated in the corresponding registers.

General block diagram of the developed interface module emulator as a corresponding closed queuing system is shown in fig. 2 [3; 4].

The main objectives of the queuing system design the article deals with (fig. 2) is the development of its structure and analysis of the main approaches to realization of a service channel aimed at ensuring the required response time \tilde{t}_r . The emulator response time \tilde{t}_r is the sum of the in-coming control data words queuing time $(K_{\rm DW} \text{ set}) - \tilde{t}_q$ and the generation time of status data words $(Z_{\rm DW} \text{ set}) - \tilde{t}_s$ in correlation with conversion functions set $F_{\rm DW}$ (fig. 2).

The results of experiments with operation of the control unit processor module carried out on the basis of the ground-based debugging complex of onboard electronic equipment [1] helped to determine the following characteristic features of the queuing system shown Tht figp Desence of several types of control data words K_i (see expression (1)), generated by the corresponding software modules, and the related time constraints imposed on the generation efficiency of the state data words Z_{i} .

2. Large-scale change of the time intervals between retransmitted calls to IM (for example, from 10 us to 200 ms), the probable values of which depend on: the online leg of the PM software algorithm; hardware design and current configuration of the corresponding IM; the current status of SC systems, components, assemblies; CU operation mode [1; 2].



Fig. 1. General block diagram of the control unit of the on-board control complex: PM – processor module; IDEI – internal data exchange interface; IDEIC – internal data exchange interface controller; *I* – number of control unit interface modules; OCCC – onboard central computer complex; MEC – multiplex exchange channel

Рис. 1. Обобщенная структурная схема блока управления бортового комплекса управления: ВМ – вычислительный модуль; ВПИ – внутриприборный интерфейс обмена данными; КВПИ – контроллер внутриприборного интерфейса обмена; *I* – число интерфейсных модулей сопряжения блока управления; БЦВК – бортовой центральный вычислительный комплекс; МКО – мультиплексный канал обмена



Fig. 2. General block diagram of the interface module emulator as a queuing system

Рис. 2. Обобщенная структурная схема эмулятора интерфейсных модулей сопряжения как системы массового обслуживания

The analysis of the initial data for IM design, and also for PM software design, helped to determine the following integrated classes of control data words K_{DW} :

- Class N_2 1. The time required by the emulator for generating status data words in the corresponding registers is not more than 12 us ($\tilde{t}_r^{K1} \le 12$ us);

- Class $N_{\rm 2}$ 2. The time required by the emulator for generating status data words in the corresponding registers exceeds 12 us, but is not more than 150 ms (12 us $< \tilde{t}_{\rm r}^{\rm K2} < 150$ ms).

Thus, in accordance with the determined special characteristics, hardware-software emulator of interface modules as a closed queuing system must ensure the in-coming request processing determinacy specified by \tilde{t}_r^{K1} and \tilde{t}_r^{K2} values, i. e. realization of real strict-time mode related to PM internal processes in the situation of incomplete empirical data on the incoming traffic parameters [6].

Preliminary evaluation of the service channel based on the programmable integrated logic circuit of the reconfigurable digital input-output device in the form of functional hardware registers linked to the IP- core of the internal interface controller revealed its low processing speed of class No.1 control data words. The corresponding time the control computer requires for reading K_{DW} , program conversion $F_{DW} : K_{DW} \mapsto Z_{DW}$, and recording Z_{DW} values into respective FPGA registers, designed with account for breaks formed with entry of new K_{DW} values, made 10–15 ms (i. e. $\tilde{t}_s = 10-15$ ms) regardless of control data words queuing time.

To ensure the required performance efficiency, a combined emulator architecture based on the features of FPGA operational parallelism and program reconfiguration flexibility was worked out [2; 7]. With the account for the revealed discontinuity of control data words generated by PM and the given classification of speed requirements for status data words generation, K_{DW} and Z_{DW} sets can be presented as follows:

$$\boldsymbol{K}_{\mathrm{DW}} = \boldsymbol{K}_{\mathrm{DW}}^{\mathrm{K1}} \bigcup \boldsymbol{K}_{\mathrm{DW}}^{\mathrm{K2}}, \qquad \boldsymbol{Z}_{\mathrm{DW}} = \boldsymbol{Z}_{\mathrm{DW}}^{\mathrm{K1}} \bigcup \boldsymbol{Z}_{\mathrm{DW}}^{\mathrm{K2}},$$

where \mathbf{K}_{DW}^{K1} and \mathbf{K}_{DW}^{K2} – IM-emulated control data words sets, belonging to the selected classes $N_{\mathbb{P}}$ 1 and $N_{\mathbb{P}}$ 2; \mathbf{Z}_{DW}^{K1} and \mathbf{Z}_{DW}^{K2} – IM-emulated status data words sets, belonging to the selected classes $N_{\mathbb{P}}$ 1 and $N_{\mathbb{P}}$ 2. Respectively:

$$\boldsymbol{K}_{\rm DW}^{\rm K1} = \bigcup_{i=1}^{I} K_i^{\rm K1} , \quad \boldsymbol{Z}_{\rm DW}^{\rm K1} = \bigcup_{i=1}^{I} Z_i^{\rm K1}$$
$$\boldsymbol{K}_{\rm DW}^{\rm K2} = \bigcup_{i=1}^{I} K_i^{\rm K2} , \quad \boldsymbol{Z}_{\rm DW}^{\rm K2} = \bigcup_{i=1}^{I} Z_i^{\rm K2}$$

where K_i^{K1} , K_i^{K2} and Z_i^{K1} , Z_i^{K2} – control data words subsets, sets and generated on their basis state data words subsets, belonging to the selected classes No 1 and No 2 for each *i* IM. At that K_i^{K1} , $K_i^{\text{K2}} \subset K_i$; Z_i^{K1} , $Z_i^{\text{K2}} \subset Z_i$ (see expressions (1), (2)).

In a similar way, functional separation of conversion functions set F_{DW} of the selected classes of the processed control data words is performed:

$$\boldsymbol{F}_{\mathrm{DW}} = \boldsymbol{F}_{\mathrm{DW}}^{\mathrm{K1}} \bigcup \boldsymbol{F}_{\mathrm{DW}}^{\mathrm{K2}},$$
$$\boldsymbol{F}_{\mathrm{DW}}^{\mathrm{K1}} = \bigcup_{i=1}^{I} f_{i}^{\mathrm{K1}}, f_{i}^{\mathrm{K1}} \subset f_{i},$$
$$\boldsymbol{F}_{\mathrm{DW}}^{\mathrm{K2}} = \bigcup_{i=1}^{I} f_{i}^{\mathrm{K2}}, f_{i}^{\mathrm{K2}} \subset f_{i}.$$
(5)

The developed block diagram of the interface modules hardware-software emulator, taking into account the experimentally revealed discontinuity of the processed control data words, is shown in fig. 3; it comprises a multifunctional unit for reconfigurable digital input-output from FPGA, controlled by the respective industrial computer [8].



Fig. 3. General block diagram of the interface modules hardware-software emulator of SC life support system

Рис. 3. Обобщенная структурная схема аппаратно-программного эмулятора интерфейсных модулей сопряжения систем жизнеобеспечения космического аппарата

General representation of the developed hardwaresoftware interface modules emulator as queuing systems used in processing the corresponding requests (control data words) of № 1 and 2 classes is shown in fig. 4 and 5 respectively [3; 4].

In accordance with the chosen approach, individual service channels realizing ratio functions f_i^{KI} for class No. 1 control data words (see expression (5)) come in the form of hardware conversion units making use of FPGA resources (see fig. 3). This approach ensures determinacy of Z_i^{K1} generation delays and possibility of setting up parallel individual service channels for several emulated interface modules within a single FPGA of the applied reconfigurable digital input-output device.

Ratio functions conversions specified by the F_{DW}^{K2} set (see expression (5)) are realized by the application of the top-level program module SA^{K2} , installed in an industrial computer (see fig. 3). When new K_i^{K2} values enter the control registers, a single interrupt queue is formed for all emulated IMs; in the order of their generation, interrupts are processed in the general software module SA^{K2} by way of reading K_i^{K2} , their conversion and recording Z_i^{K2} in the corresponding hardware registers of FPGA linked with SWUI IP-cores.

The analysis of the probabilistic and temporal characteristics of queuing systems presented in fig.4 and 5 can be performed on the basis of standard approaches [3-5; 9; 10]. Taking into account the necessity of ensuring the developed emulator performance in real strict-time mode $(\tilde{t}_r^{K1} \le 12 \text{ us}, 12 \text{ us} < \tilde{t}_r^{K2} < 150 \text{ ms})$ we analyze the worst situation of delays in status data words \boldsymbol{Z}_{DW}^{K1} and \boldsymbol{Z}_{DW}^{K2} generation through the example of the developed emulator approbation in IROBO-4000 industrial computer and PCI-7813R device [2; 8].

Class N⁰ requests 1 service (performing $F_{\rm DW}^{\rm K1}: K_{\rm DW}^{\rm K1} \mapsto Z_{\rm DW}^{\rm K1}$ conversion) is carried out by means of already developed parallel service devices, the number of which equals the IM number (see fig. 4).

Here the service device is thought of as SWUI IP core with the corresponding hardware conversion unit making use of FPGA resources. The number of service devices for \boldsymbol{K}_{DW}^{K1} equals the number of IMs in the control unit; that excepts the accumulation of entering requests in the queue; thus, the emulator response time is determined by their service time. For the queuing system presented in fig. 4, the service time of requests is determined only by the time of the corresponding data words generation in status registers, and for the given hardware-software emulator implementation variant based on the results of the corresponding FPGA project development the time equals 2 clock-cycles [11–13]:

$$\tilde{t}_{\rm r}^{\rm K1} = \tilde{t}_{\rm s}^{\rm K1} = 2 \cdot \frac{1}{f_{\rm cs}} = 2 \cdot \frac{1}{40 \cdot 10^6} = 50 \cdot 10^{-9} \, {\rm s} \, ,$$

where f_{cs} – operational clock speed of FPGA project. When new control data word values K_i^{K2} of No. 2 request class enter the corresponding hardware registers, a unified queue of hardware interrupts is formed for all emulated IMs. The interrupts data are processed in the SA^{K2} software module in the order of their generation (conversion $F_{\text{DW}}^{\text{K2}} : K_{\text{DW}}^{\text{K2}} \mapsto Z_{\text{DW}}^{\text{K2}}$). Maximum delay of state data words Z_i^{K2} generation when I = 8, caused by control data words K_i^{K2} accumulation due to queuing in interrupt processing (see fig. 5) may be determined on account of the above evaluation results of the service channel implementation; the resulting expression is [3–5]:

$$\max\left(\tilde{\boldsymbol{t}}_{r}^{K2}\right) = \max\left(\tilde{\boldsymbol{t}}_{q}^{K2}\right) + \max\left(\tilde{\boldsymbol{t}}_{s}^{K2}\right) =$$
$$= (I-1) \cdot \max\left(\tilde{\boldsymbol{t}}_{s}^{K2}\right) + \max\left(\tilde{\boldsymbol{t}}_{s}^{K2}\right) = 8 \cdot 15 \cdot 10^{-3} = 120 \cdot 10^{-3} \text{ s.}$$

Thus, the maximum values of response time in status data words generation for K_{DW}^{K1} and K_{DW}^{K2} obtained in use of the specified hardware-software IM emulator architecture meet the requirements formulated according to the experimental evaluation of PM CU performance. The suggested emulator architecture allows for modification of the implemented in SA^{K2} program module ratio sets F_{DW}^{K2} avoiding the FPGA project recompilation, thus providing its flexibility and unification for further industrial application.



Fig. 4. Representation of the hardware-software interface modules emulator as a queuing system for processing of class No. 1 control data words

Рис. 4. Представление аппаратно-программного эмулятора интерфейсных модулей сопряжения в виде системы массового

обслуживания при обработке слов данных управления класса № 1



Fig. 5. Representation of the hardware-software interface modules emulator as a queuing system for processing of class No. 2 control data words

Рис. 5. Представление аппаратно-программного эмулятора интерфейсных модулей сопряжения в виде системы массового обслуживания при обработке слов данных управления класса № 2

Conclusion. The proposed know-how (fig. 3) has been evaluated and successfully put into operation at the department of astrionics design and test operations of spacecraft control systems in SC "Academician M. F. Reshetnev "Information Satellite Systems" within the ground-based debugging complex of onboard electronic equipment [1; 2; 14; 15]. The debugging complex facilities emulating control unit interface modules of the SC onboard control complex with application of the proposed approach feature a set of unified devices (hardware modules) and the corresponding "FPGA firmware" (developed IMs) that can be independently modified and then compiled in arbitrary order within the corresponding device [11–13].

Application of the PCI-7813R reconfigurable digital input-output board allowed emulation of eight interface modules of the control unit; that reduced the cost of PM software evaluation by several times and shortened its testing time. Further operation of the developed hardwaresoftware emulator proved that the used approaches and developed techniques were correct and efficient [11–15]. The developed hardware-software emulator provides for practical evaluation of regular PM software in the environment simulating real operating conditions of SC; that was achieved by applying certain methods simulating inflight contingency situations for onboard radioelectronic equipment and spacecraft: a number of faults, such as internal interface exchange errors, one of the IMs partial malfunction or failure, SC unit/component/ assembly malfunction, etc. [14; 15].

In general, the evaluated approaches to the method of software and hardware modeling with FPGA application can also be valid for analysis of space systems operation when using special units (components) of ground-based and / or onboard electronic equipment for simulating the changing conditions of transmitting signals via communication channels that depend on the propagation medium, payload characteristics, SC path, etc. [16–18].

References

1. Pichkalev A. V. [The terrestrial debugging complex for onboard radio-electronoc equpment]. *Reshetnevskiye chteniya : materialy XIV Mezhdunar. nauch. konf.* ["Reshetnev readings". Proceed. of XIV Intern. scientific. conf]. Krasnoyarsk, 2010, P. 515–516 (In Russ.).

2. Komarov V. A., Pichkalev A. V. [Application of NI FPGA technologies in testing spacecraft onboard equipment]. *Intellekt i nauka: trudy XI Mezhdunar. nauchn.-prakt. konf. ZHeleznogorsk, 28–29 aprelya 2011 g* [Intellect and science. Proceed. of the XI Intern. scientific-practical. conf., Zheleznogorsk, April 28–29, 2011]. Krasnoyarsk, 2011, P. 146–148 (In Russ.).

3. Takagi H. Queueing analysis. A foundation of performance evaluation. *Finite Systems*. 1993, Vol. II, 560 p.

4. Allen A. O. Probability, Statistics, and Queueing Theory with Computer Science Applications, 2nd ed. Academic Press, New York. 1990, 740 p.

5. Komarov V. A., Sarafanov A. V. [Development of a mathematical model of a multi-user mode of hardware

and software systems operation remote access]. *Informat-sionnyye tekhnologii*. 2009, No. 3, P. 67–74 (In Russ.).

6. Burdonov I. B. Kosachev A. S., Ponomarenko V. N. [Real Time Operating Systems]. *Preprinty Instituta sistemnogo programmirovaniya RAN*. Preprint 14, Moscow, 2006, 98 p.

7. Baran E. D. *LabVIEW FPGA. Rekonfiguriruyemyye izmeritel'nyye i upravlyayushchiye sistemy* [Lab-VIEW FPGA. Reconfigurable measurement and control systems]. Moscow, DMK Press Publ., 2009, 448 p.

8. *Ofitsial'nyy sayt kompanii National Instruments* [Official website of National Instruments] (In Russ.). Available at: http://www.ni.com /ru-ru.html (accessed 16.11.2018).

9. Averill M. Law, David M. Kelton. Simulation modeling and analysis, 4th edition. McGraw-Hill, 2007, 768 p.

10. Komarov V. A., Sarafanov A. V. Simulation of the operation of multiuser distributed measurement and control systems. *Measurement Techniques*. 2011, Vol. 54, No. 2, P. 129–134. Doi: 10.1007/s11018-011-9695-y.

11. Komarov V. A., Yudin V. A., Poleshchuk V. V. *Emulyator interfeysnykh moduley sopryazheniya ispol-nitel'nykh ustroystv sistem zhizneobespecheniya KA* [Emulator of interface modules of executive devices of SC life support systems]. Patent RF, No. 2013612869, 2013.

12. Komarov V. A., Yudin V. A., Kazaykin D. S. *Emulyator interfeysnykh moduley sopryazheniya kontrol'no-izmeritel'noy sistemy* [Emulator of interface modules of instrumentation and control system]. Patent RF, No 2013612871, 2013.

13. Komarov V. A., Yudin V. A. *Emulyator interfeys-nykh moduley sopryazheniya s analogovymi signalami* [Emulator of analog signal interface module]. Patent RF, No 2013612874, 2013.

14. Nedorezov D. A., Pichkalev A. V., Krasnenko S. S., Nepomnuash O. V. [Application of FPGA for modeling of operation logic of spacecraft onboard radioelectronic equipment]. *Vestnik SibGAU*. 2014, No. 1 (53), P. 133–136 (In Russ.).

15. Nedorezov D. A., Legalov A. I., Nepomnyashchiy O. V., Krasnenko S. S., Ankudinov A. V. [Methodology of mutational testing for ground tests of spacecraft onboard equipment]. *Sistemy i sredstva informatiki*. 2014, Vol. 24, No. 1, P. 73–79 (In Russ.).

16. Leitner J. Space technology transition using hardware in the loop simulation. *Aerospace Applications Conference, 1996. Proceedings.* 1996. IEEE. Vol. 2, P. 303–311.

17. Pu Di, Wyglinski A. M. Digital Communication systems engineering with software-defined radio. Artech House, Boston. 2013, 288 p.

18. Komarov V. A., Pazderin S. O., Matveyenko S. P. *Imitator poleznoy nagruzki kosmicheskogo apparata* [Spacecraft Payload Simulator]. Patent RF, No. 181746, 2018.

Библиографические ссылки

1. Пичкалев А. В. Наземный отладочный комплекс бортовой радиоэлектронной аппаратуры // Решетневские чтения : материалы XIV Междунар. науч. конф. / Сиб. гос. аэрокосмич. ун-т. Красноярск, 2010. С. 515–516.

2. Комаров В. А., Пичкалев А. В. Применение технологий NI FPGA при испытаниях бортовой аппаратуры космических аппаратов // Интеллект и наука : тр. XI Междунар. научн.-практ. конф., Железногорск, 28–29 апреля 2011 г. Красноярск : Центр информации, 2011. С. 146–148.

3. Takagi H. Queueing analysis. A foundation of performance evaluation // Finite Systems. 1993. Vol. II. 560 p.

4. Allen A. O. Probability, Statistics, and Queueing Theory with Computer Science Applications, 2nd ed. Academic Press, New York. 1990. 740 p.

5. Комаров В. А., Сарафанов А. В. Разработка математической модели многопользовательского режима функционирования аппаратно-программных комплексов с удаленным доступом // Информационные технологии. 2009. № 3. С. 67–74.

6. Бурдонов И. Б. Косачев А. С., Пономаренко В. Н. Операционные системы реального времени. Ин-та системного программирования РАН. Препринт. М., 2006. № 14. 98 с.

7. Баран Е. Д. LabVIEW FPGA. Реконфигурируемые измерительные и управляющие системы. М. : ДМК Пресс, 2009. 448 с.

8. Официальный сайт компании National Instruments [Электронный ресурс]. URL: http://www.ni.com/ ru-ru.html (дата обращения: 16.11.2018).

9. Averill M. Law, David M. Kelton. Simulation modeling and analysis, 4th edition. McGraw-Hill, 2007, 768 p.

10. Komarov V. A., Sarafanov A. V. Simulation of the operation of multiuser distributed measurement and control systems // Measurement Techniques. 2011. Vol. 54, No. 2. P. 129.

11. Свидетельство о государственной регистрации программы для ЭВМ № 2013612869 Российская Фе-

дерация. Эмулятор интерфейсных модулей сопряжения исполнительных устройств систем жизнеобеспечения КА / В. А. Комаров, В. А. Юдин, В. В. Полещук ; дата рег. 14.03.2013.

12. Свидетельство о государственной регистрации программы для ЭВМ № 2013612871 Российская Федерация. Эмулятор интерфейсных модулей сопряжения контрольно-измерительной системы / В. А. Комаров, В. А. Юдин, Д. С. Казайкин ; дата рег. 14.03.2013.

13. Свидетельство о государственной регистрации программы для ЭВМ № 2013612874 Российская Федерация. Эмулятор интерфейсных модулей сопряжения с аналоговыми сигналами / В. А. Комаров, В. А. Юдин; дата рег. 15.03.2013.

14. Применение ПЛИС для моделирования логики функционирования бортовой радиоэлектронной аппаратуры космических аппаратов/ Д. А. Недорезов, А. В. Пичкалев, С. С. Красненко [и др.] // Вестник СибГАУ. 2014. № 1 (53). С. 133–136.

15. Методология мутационного тестирования для наземных испытаний бортовой аппаратуры космических аппаратов / Д. А. Недорезов, А. И. Легалов, О. В. Непомнящий [и др.] // Системы и средства информатики. 2014. Т. 24, № 1. С. 73–79.

16. Leitner J. Space technology transition using hardware in the loop simulation // Aerospace Applications Conference, 1996. Proceedings., 1996 IEEE. Vol. 2. P. 303–311.

17. Pu Di, Wyglinski A. M. Digital Communication systems engineering with software-defined radio. Artech House, Boston, 2013. 288 p.

18. Пат. 181746 Российская Федерация, МПК Н04В 17/391, G01S 19/23. Имитатор полезной нагрузки космического аппарата / В. А. Комаров, С. О. Паздерин, С. П. Матвеенко, № 2017132132 ; заявл. 13.09.2017 ; опубл. 26.07.2018, Бюл. № 21.

© Komarov V. A., Semkin P. V., 2019

Komarov Vladimir Aleksandrovich – Cand. Sc., Docent, head of the complex space systems modeling group; JSC "Academician M. F. Reshetnev "Information Satellite Systems". E-mail: VKomarov@iss-reshetnev.ru

Semkin Petr Vasil'yevich – head of the Department of Design of Space Systems and Communication Complexes, Information Relaying and Special Purpose; JSC "Academician M. F. Reshetnev "Information Satellite Systems". E-mail: psemkin@yandex.ru.

Комаров Владимир Александрович – кандидат технических наук, доцент, начальник группы комплексного моделирования космических систем; АО «Информационные спутниковые системы» имени академика М. Ф. Решетнева». E-mail: VKomarov@iss-reshetnev.ru.

Семкин Петр Васильевич – начальник управления проектирования космических систем и комплексов связи, ретрансляции информации и специального назначения; АО «Информационные спутниковые системы» имени академика М. Ф. Решетнева». E-mail: psemkin@yandex.ru.