Optimization of a logic optical gate on a Y-shaped waveguide combiner

Cover Page

Cite item

Full Text

Open Access Open Access
Restricted Access Access granted
Restricted Access Subscription or Fee Access

Abstract

Optical logic gates are promising components for building photonic circuits that perform logic operations and calculations. A study was carried out using the method of finite differences in the time domain (FDTD) of a logic valve based on a Y-shaped waveguide adder that performs the functions NOT, OR, exclusive OR. Based on the results of the study, the configuration of the Y-shaped adder was optimized, which provides an attenuation coefficient (contrast) of the order of 35.4 dB between logical "1" and "0" with a signal transmission delay time to the output port of 0.33 ps. The possibility of implementing a cascade scheme for the NAND function with a contrast ratio of about 34 dB and a transmission time delay of 0.73 ps is considered. The proposed design of the logic gate can potentially be used in the development of photonic circuits on a chip to increase their speed and efficiency.

Full Text

Restricted Access

About the authors

V. V. Amelichev

SMC "Technological Centre"

Email: V.Amelichev@tcen.ru
ORCID iD: 0000-0002-4204-2626

Cand. Of Sci. (Tech), Head of Department

Russian Federation, Moscow

A. S. Kadochkin

SMC "Technological Centre"

Author for correspondence.
Email: V.Amelichev@tcen.ru
ORCID iD: 0000-0002-7960-1583

Cand. of Sci. (Physics and Mathematics), Senior Researcher

Russian Federation, Moscow

S. S. Generalov

SMC "Technological Centre"

Email: V.Amelichev@tcen.ru
ORCID iD: 0000-0002-7455-7800

Head of Laboratory

Russian Federation, Moscow

D. V. Gorelov

SMC "Technological Centre"

Email: V.Amelichev@tcen.ru
ORCID iD: 0000-0002-0887-9406

Head of Laboratory

Russian Federation, Moscow

References

  1. Minzioni P. et al. Roadmap on all-optical processing // Journal of Optics. 2019. Vol. 21. No. 6. P. 063001.
  2. Pal A., Kumar S., Sharma S. Design of optical decoder circuits using electrooptic effect inside Mach–Zehnder interferometers for high speed communication // Photonic Network Communications. 2018. Vol. 35. PP. 79–89
  3. Chrostowski L., Hochberg M. Silicon photonics design: from devices to systems. / Cambridge University Press, 2015.
  4. Zamhari N., Ehsan A.A. Large cross-section rib silicon-on-insulator (SOI) S-bend waveguide // Optik. 2017. Vol. 130. PP. 141421420.
  5. D’souza N.M., Mathew V. Interference based square lattice photonic crystal logic gates working with different wavelengths // Optics & Laser Technology. 2016. Vol. 80. PP. 214–219.
  6. Charles I. et al. Enhanced all-optical Y-shaped plasmonic OR, NOR and NAND gate models, analyses, and simulation for high speed computations // Optical and Quantum Electronics. 2022. Vol. 54. No. 6. P. 330.

Supplementary files

Supplementary Files
Action
1. JATS XML
Download
2. Fig.1. Structure and cross section of an optical logic element on a Y-shaped waveguide adder

Download (226KB)
Indexing metadata
3. Fig.2. Interference diagrams of two input signals at different phase states: a – φА = φB = 0; b – φА = 0, φB = π/2; c – φА = 0, φB = π

Download (181KB)
Indexing metadata
4. Fig.3. Parameters of optical logic element on Y-shaped waveguide: D = 2Ys-bend – input arm spacing; Ls – length of the output rectilinear waveguide; Rbend – minimum bending radius

Download (199KB)
Indexing metadata
5. Fig.4. Dependence of attenuation coefficient on the length of rectilinear section Ls at the distance between input arms D = 10 µm

Download (211KB)
Indexing metadata
6. Fig.5. Dependence of the attenuation coefficient on the distance between the input arms D at the length of the rectilinear section Ls = 7.5 µm

Download (313KB)
Indexing metadata
7. Fig.6. Distribution of field intensities for the "OR" function

Download (196KB)
Indexing metadata
8. Fig.7. Distribution of field intensities for the "exclusive OR" function

Download (322KB)
Indexing metadata
9. Fig.8. Distribution of field intensities for the "NOT" function

Download (233KB)
Indexing metadata
10. Fig.9. Time delay of signal transfer to port C for "OR", "Exclusive OR" and "NOT" logic gates

Download (382KB)
Indexing metadata
11. Fig.10. Cascade circuit of implementation of logic valve with "AND-NOT" function

Download (234KB)
Indexing metadata
12. Fig.11. Distribution of field intensities for the "AND-NOT" function

Download (991KB)
Indexing metadata
13. Fig.12. Time delay of signal transfer to port D in an "AND-NOT" logic gate

Download (436KB)
Indexing metadata

Copyright (c) 2024 Amelichev V.V., Kadochkin A.S., Generalov S.S., Gorelov D.V.