Enviar artigo por via de e-mail Recent achievements in creating chiplets using bridge interconnects
- Autores: Sukhanov D.1
-
Afiliações:
- ООО «Остек-ЭК»
- Edição: Nº 9 (2024)
- Páginas: 88-94
- Seção: Micro and nanostructures
- URL: https://journals.eco-vector.com/1992-4178/article/view/642438
- DOI: https://doi.org/10.22184/1992-4178.2024.240.9.88.94
- ID: 642438
Citar
Texto integral
Acesso aberto
Acesso está concedido
Acesso é pago ou somente para assinantes
Resumo
The article considers the various state of the art solutions using bridge interconnects, which allow to significantly reduce the cost and size of chiplet-based systems.
Palavras-chave
Texto integral
Sobre autores
D. Sukhanov
ООО «Остек-ЭК»
Autor responsável pela correspondência
Email: Sukhanov.D@ostec-group.ru
заместитель технического директора
Rússia, 121467, МоскваBibliografia
- Lau J.H. (Unimicron Technology Corporation). Recent advances in bridges for chiplets communications // Chip Scale Review. November-December 2023.
Arquivos suplementares
Arquivos suplementares
Ação
1.
JATS XML
2.
Fig. 1. Integration of 2.5D or 3D IC with TSV interposer (a) and chiplets without TSV interposer (EMIB) (b) [1]
Baixar (137KB)
3.
Fig. 2. Solution with EMIB from Intel [1]
Baixar (194KB)
4.
Fig. 3. Intel's Sapphire Rapids processor [1]
Baixar (266KB)
5.
Fig. 4. DBHi from IBM [1]
Baixar (329KB)
6.
Fig. 5. IBM's DBHi Si Bridge for chiplets on a cavity-less package substrate [1]
Baixar (253KB)
7.
Fig. 6. AMD Instinct™ MI250X Computing Accelerator with Si-Bridge for Chiplets on a Cavity-Free Package Substrate [1]
Baixar (302KB)
8.
Fig. 7. Apple's UltraFusion with a Si bridge for SoC on a cavity-less package substrate [1]
Baixar (232KB)
9.
Fig. 8. TSMC roadmap for CoWoS and CoWoS-L (a) and the number of TSV interposers depending on their size (b) [1]
Baixar (246KB)
10.
Fig. 9. Comparison of CoWoS (a) and CoWoS-L (b) from TSMC [1]
Baixar (139KB)
